Software InterfaceCCURPWMIN (WC-PWM-1112 Input)

PCIe 12-Channel Pulse Width Modulation Input Card (PWMIN)

Driver	ccurpwmin (WC-PWM-1112)	Rev 6.3
OS	RedHawk	Rev 6.3
Vendor	Concurrent Computer Corporation	
Hardware	PCIe 12-Channel Pulse Width Modulation Input Card (CP-PWM-1112)	
Date	May 12, 2015	





Table of Contents

1.	INT	RODUCTION	5
	1.1	Related Documents	5
2.		TWARE SUPPORT	
۷.			
2		Direct Driver Access	
	2.1.1	1 () 3	
	2.1.2		
	2.1.3	T()-J	
	2.1.4	· · · () - J - · · · · · · · · · · · · · · · · ·	
2		Application Program Interface (API) Access	
	2.2.1	_ 10	
	2.2.2		
	2.2.3		
	2.2.4		
	2.2.5		
	2.2.6		
	2.2.7	_	
	2.2.8	1 ∨	
	2.2.9		
	2.2.1		
	2.2.1		
	2.2.1		
	2.2.1		
	2.2.1	1 ∨	
	2.2.1 2.2.1		
	2.2.1		
	2.2.1	=	
	2.2.1		
	2.2.1	11 _ &	
	2.2.2		
	2.2.2		
	2.2.2		
	2.2.2		
	2.2.2		
	2.2.2	v	
	2.2.2	v	
	2.2.2	= = "	
	2.2.2		
	2.2.3		
	2.2.3		
	2.2.3	ccurPWMIN_Read()	25
	2.2.3	ccurPWMIN_Remove_Irq()	25
	2.2.3	4 ccurPWMIN_Reset_Board()	26
	2.2.3		
	2.2.3		
	2.2.3		
	2.2.3		
	2.2.3		
	2.2.4		
	2.2.4	1 ccurPWMIN_Write()	29
3.	TES'	T PROGRAMS	30

3.1 Dire	ect Driver Access Example Tests	30
3.1.1	ccurpwmin dump	30
3.1.2	ccurpwmin rdreg	33
3.1.3	ccurpwmin_reg	
3.1.4	ccurpwmin tst.	
3.1.5	ccurpwmin_wreg	
	lication Program Interface (API) Access Example Tests	
3.2.1	ccurpwmin disp	37
	ccurpwmin tst lib	

1. Introduction

This document provides the software interface to the *ccurpwmin* driver which communicates with the Concurrent Computer Corporation PCI Express 12-Channel Pulse Width Modulation Input Card (CP-PWM-1112).

The software package that accompanies this board provides the ability for advanced users to communicate directly with the board via the driver *ioctl(2)* and *mmap(2)* system calls. When programming in this mode, the user needs to be intimately familiar with both the hardware and the register programming interface to the board. Failure to adhere to correct programming will result in unpredictable results.

Additionally, the software package is accompanied with an extensive set of application programming interface (API) calls that allow the user to access all capabilities of the board. The API allows the user the ability to communicate directly with the board through the *ioctl(2)* and *mmap(2)* system calls. In this case, there is a risk of conflicting with API calls and therefore should only be used by advanced users who are intimately familiar with, the hardware, board registers and the driver code.

Various example tests have been provided in the *test* directorie to assist the user in writing their applications.

1.1 Related Documents

Pulse Width Input Card Installation on RedHawk Release Notes by Concurrent Computer Corporation.

2. Software Support

Software support is provided for users to communicate directly with the board using the kernel system calls (*Direct Driver Access*) or the supplied *API*. Both approaches are identified below to assist the user in software development.

2.1 Direct Driver Access

2.1.1 open(2) system call

In order to access the board, the user first needs to open the device using the standard system call *open(2)*.

```
int fp;
fp = open("/dev/ccurpwmin0", O_RDWR);
```

The file pointer 'fp' is then used as an argument to other system calls. The device name specified is of the format "/dev/ccurpwmin<num>" where num is a digit 0..9 which represents the board number that is to be accessed.

2.1.2 ioctl(2) system call

This system call provides the ability to control and get responses from the board. The nature of the control/response will depend on the specific *ioctl* command.

```
int status;
int arg;
status = ioctl(fp, <IOCTL COMMAND>, &arg);
```

where, 'fp' is the file pointer that is returned from the open(2) system call. $< IOCTL_COMMAND>$ is one of the ioctl commands below and arg is a pointer to an argument that could be anything and is dependent on the command being invoked. If no argument is required for a specific command, then set to NULL.

Driver IOCTL command:

```
IOCTL CCURPWMIN ADD IRQ
IOCTL CCURPWMIN DISABLE PCI INTERRUPTS
IOCTL CCURPWMIN ENABLE PCI INTERRUPTS
IOCTL CCURPWMIN GET DRIVER ERROR
IOCTL CCURPWMIN GET DRIVER INFO
IOCTL CCURPWMIN GET PHYSICAL MEMORY
IOCTL CCURPWMIN GET READ MODE
IOCTL CCURPWMIN INIT BOARD
IOCTL CCURPWMIN MAIN CONTROL REGISTERS
IOCTL CCURPWMIN MMAP SELECT
IOCTL CCURPWMIN NO COMMAND
IOCTL CCURPWMIN PCI BRIDGE REGISTERS
IOCTL CCURPWMIN PCI CONFIG REGISTERS
IOCTL CCURPWMIN READ EEPROM
IOCTL CCURPWMIN REMOVE IRQ
IOCTL CCURPWMIN RESET BOARD
IOCTL CCURPWMIN SELECT READ MODE
IOCTL CCURPWMIN WRITE EEPROM
```

<u>IOCTL_CCURPWMIN_ADD_IRQ</u>: This *ioctl* does not have any arguments. Its purpose is to setup the driver interrupt handler to handle interrupts. This driver currently does not use interrupts for DMA and hence there is no need to use this call. This *ioctl* is only invoked if the user has issued the <u>IOCTL_CCURPWMIN_REMOVE_IRQ</u> call earlier to remove the interrupt handler.

<u>IOCTL_CCURPWMIN_DISABLE_PCI_INTERRUPTS:</u> This *ioctl* does not have any arguments. Currently, it does not perform any operation.

<u>IOCTL_CCURPWMIN_ENABLE_PCI_INTERRUPTS:</u> This *ioctl* does not have any arguments. Currently, it does not perform any operation.

<u>IOCTL_CCURPWMIN_GET_DRIVER_ERROR:</u> The argument supplied to this *ioctl* is a pointer to the *ccurpwmin_user_error_t* structure. Information on the structure is located in the *ccurpwmin_user.h* include file. The error returned is the last reported error by the driver. If the argument pointer is *NULL*, the current error is reset to *CCURPWMIN SUCCESS*.

<u>IOCTL_CCURPWMIN_GET_DRIVER_INFO:</u> The argument supplied to this *ioctl* is a pointer to the <u>ccurpwmin_ccurpwmin_driver_info_t</u> structure. Information on the structure is located in the <u>ccurpwmin_user.h</u> include file. This *ioctl* provides useful driver information.

<u>IOCTL_CCURPWMIN_GET_PHYSICAL_MEMORY:</u> The argument supplied to this *ioctl* is a pointer to the <u>ccurpwmin_phys_mem_t</u> structure. Information on the structure is located in the <u>ccurpwmin_user.h</u> include file. If physical memory is not allocated, the call will fail, otherwise the call will return the physical memory address and size in bytes. The only reason to request and get physical memory from the driver is to allow the user to perform DMA operations and by-pass the driver and library. Care must be taken when performing user level DMA as incorrect programming could lead to unpredictable results including but not limited to corrupting the kernel and any device connected to the system.

<u>IOCTL CCURPWMIN GET READ MODE:</u> The argument supplied to this *ioctl* is a pointer an *unsigned* long int. The value returned will be one of the read modes as defined by the *enum* CCURPWMIN DRIVER READ MODE located in the *ccurpwmin user.h* include file.

<u>IOCTL_CCURPWMIN_INIT_BOARD</u>: This *ioctl* does not have any arguments. This call resets the board to a known initial default state. This call is currently identical to the <u>IOCTL_CCURPWMIN_RESET_BOARD</u> call.

<u>IOCTL CCURPWMIN MAIN CONTROL REGISTERS:</u> This *ioctl* dumps all the PCI Main Control registers and is mainly used for debug purpose. The argument to this *ioctl* is a pointer to the <u>ccurpwmin_main_control_register_t</u> structure. Raw 32-bit data values are read from the board and loaded into this structure.

<u>IOCTL_CCURPWMIN_MMAP_SELECT:</u> The argument to this <u>ioctl</u> is a pointer to the <u>ccurpwmin_mmap_select_t</u> structure. Information on the structure is located in the <u>ccurpwmin_user.h</u> include file. This call needs to be made prior to the <u>mmap(2)</u> system call so as to direct the <u>mmap(2)</u> call to perform the requested mapping specified by this <u>ioctl</u>. The three possible mappings that are performed by the driver are to <u>mmap</u> the local register space (<u>CCURPWMIN_SELECT_LOCAL_MMAP</u>), the configuration register space (<u>CCURPWMIN_SELECT_CONFIG_MMAP</u>) and a physical memory (<u>CCURPWMIN_SELECT_PHYS_MEM_MMAP</u>) that is created by the the <u>mmap(2)</u> system call.

<u>IOCTL_CCURPWMIN_NO_COMMAND:</u> This *ioctl* does not have any arguments. It is only provided for debugging purpose and should not be used as it serves no purpose for the user.

<u>IOCTL_CCURPWMIN_PCI_BRIDGE_REGISTERS:</u> This *ioctl* dumps all the PCI bridge registers and is mainly used for debug purpose. The argument to this *ioctl* is a pointer to the *ccurpwmin_pci_bridge_register_t* structure. Raw 32-bit data values are read from the board and loaded into this structure.

<u>IOCTL CCURPWMIN PCI CONFIG REGISTERS:</u> This *ioctl* dumps all the PCI configuration registers and is mainly used for debug purpose. The argument to this *ioctl* is a pointer to the <u>ccurpwmin_pci_config_reg_addr_mapping_t</u> structure. Raw 32-bit data values are read from the board and loaded into this structure.

<u>IOCTL_CCURPWMIN_READ_EEPROM:</u> The argument to this <u>ioctl</u> is a pointer to the <u>ccurpwmin_eeprom_t</u> structure. Information on the structure is located in the <u>ccurpwmin_user.h</u> include file. This call is specifically used by the supplied <u>eeprom</u> application and should not be used by the user.

<u>IOCTL CCURPWMIN REMOVE IRQ:</u> This *ioctl* does not have any arguments. Its purpose is to remove the interrupt handler that was previously setup. This driver currently does not use interrupts for DMA and hence there is no need to use this call. The user should not issue this call, otherwise reads will time out.

<u>IOCTL_CCURPWMIN_RESET_BOARD:</u> This *ioctl* does not have any arguments. This call resets the board to a known initial default state. This call is currently identical to the <u>IOCTL_CCURPWMIN_INIT_BOARD</u> call.

<u>IOCTL_CCURPWMIN_SELECT_READ_MODE:</u> The argument supplied to this *ioctl* is a pointer an *unsigned long int*. The value set will be one of the read modes as defined by the *enum CCURPWMIN_DRIVER_READ_MODE* located in the *ccurpwmin_user.h* include file.

<u>IOCTL_CCURPWMIN_WRITE_EEPROM:</u> The argument to this <u>ioctl</u> is a pointer to the <u>ccurpwmin_eeprom_t</u> structure. Information on the structure is located in the <u>ccurpwmin_user.h</u> include file. This call is specifically used by the supplied <u>eeprom</u> application and should not be used by the user.

2.1.3 mmap(2) system call

This system call provides the ability to map either the local board registers, the configuration board registers or create and map a physical memory that can be used for user DMA. Prior to making this system call, the user needs to issue the *ioctl(2)* system call with the *IOCTL_CCURPWMIN_MMAP_SELECT* command. When mapping either the local board registers or the configuration board registers, the *ioctl* call returns the size of the register mapping which needs to be specified in the *mmap(2)* call. In the case of mapping a physical memory, the size of physical memory to be created is supplied to the *mmap(2)* call.

```
int *munmap_local_ptr;
```

ccurpwmin local ctrl data t *local ptr;

2.1.4 read(2) system call

Prior to issuing this call to read the registers, the user needs to select the type of read operation they would like to perform. The only reason for providing various read modes is because the board allows it and that it gives the user the ability to choose the optimal mode for their particular application. The read mode is specified by the *ioctl* call with the *IOCTL_CCURPWMIN_SELECT_READ_MODE* command. The following are the possible read modes:

CCURPWMIN_PIO_CHANNEL: This mode returns the data from 1 to 12 channels. The relative offset within the returned buffer determines the channel number. The data content is raw register values represented by the ccurpwmin_raw_indiv_t structure located in the ccurpwmin_user.h file. The driver uses Programmed I/O to perform this operation. In this mode, registers read are the latest data that are being continuously collected by the hardware. During the read operation, all data is frozen from any changes.

CCURPWMIN_DMA_CHANNEL: This mode of operation is identical to the CCURPWMIN_PIO_CHANNEL mode with the exception that the driver performs a DMA operation instead of Programmed I/O to complete the operation. Normally, this is the preferred of the two modes as it takes less processing time and is faster.

2.2 Application Program Interface (API) Access

The API is the recommended method of communicating with the board for most users. The following are a list of calls that are available.

```
ccurPWMIN Add Irq()
ccurPWMIN CalcDutyCycle()
ccurPWMIN CalcFreqinHz()
ccurPWMIN CalcPeriodinUsec()
ccurPWMIN Clear Driver Error()
ccurPWMIN Clear Lib Error()
ccurPWMIN Close()
ccurPWMIN Disable Pci Interrupts()
ccurPWMIN Enable Pci Interrupts()
ccurPWMIN Fast Memcpy()
ccurPWMIN Fast Memcpy Unlocked()
ccurPWMIN Flush Fifo()
ccurPWMIN Format Raw Data()
ccurPWMIN Freeze Output
ccurPWMIN Fraction To Hex()
ccurPWMIN Get Driver Error()
ccurPWMIN Get Driver Read Mode()
ccurPWMIN Get Info()
ccurPWMIN Get Lib Error()
ccurPWMIN Get Mapped Config Ptr()
ccurPWMIN Get Mapped Local Ptr()
ccurPWMIN Get Noise Filter Count()
ccurPWMIN Get Open File Descriptor()
ccurPWMIN Get Period Average Count()
ccurPWMIN Get Physical Memory()
ccurPWMIN Get PWM()
ccurPWMIN Get Value()
ccurPWMIN Initialize Board()
ccurPWMIN MMap Physical Memory()
ccurPWMIN Munmap Physical Memory()
ccurPWMIN NanoDelay()
ccurPWMIN Open()
ccurPWMIN Read()
ccurPWMIN Remove Irq()
ccurPWMIN Reset Board()
ccurPWMIN Reset PulseCount()
ccurPWMIN_Select_Driver_Read_Mode()
ccurPWMIN_Set_Noise_Filter_Count()
ccurPWMIN_Set_Period_Average_Count()
ccurPWMIN Set Value()
ccurPWMIN Unfreeze Output()
ccurPWMIN Write()
```

2.2.1 ccurPWMIN_Add_Irq()

This call will add the driver interrupt handler if it has not been added. Normally, the user should not use this call unless they want to disable the interrupt handler and then re-enable it.

2.2.2 ccurPWMIN_CalcDutyCycle()

This call simply returns to the user the duty cycle for the raw supplied period width clock count and the period high clock count. Both these values can be returned by the hardware for each channel via programmed I/O. Normally, the user does not need to use this call as the other API <code>ccurPWMIN_Format_Raw_Data()</code> returns the duty cycle for requested channels.

2.2.3 ccurPWMIN_CalcFreqinHz()

This call simply returns to the user the frequency in Hz for the raw supplied period width clock count. This value can be returned by the hardware for each channel via programmed I/O. Normally, the user does not need to use this call as the other API <code>ccurPWMIN_Format_Raw_Data()</code> returns the frequency for requested channels.

2.2.4 ccurPWMIN CalcPeriodinUsec()

This call simply returns to the user the period in micro-seconds for the raw supplied period width clock count. This value can be returned by the hardware for each channel via programmed I/O. Normally, the user does not need to use this call as the other API *ccurPWMIN_Format_Raw_Data()* returns the period for requested channels.

2.2.5 ccurPWMIN Clear Driver Error()

This call resets the last driver error that was maintained internally by the driver to CCURPWMIN SUCCESS.

2.2.6 ccurPWMIN_Clear_Lib_Error()

This call resets the last library error that was maintained internally by the API.

2.2.7 ccurPWMIN Close()

This call is used to close an already opened device using the *ccurPWMIN Open()* call.

/********************************* int ccurPWMIN Close(void *Handle) Description: Close a previously opened device.

2.2.8 ccurPWMIN Disable Pci Interrupts()

The purpose of this call is to disable PCI interrupts. Currently, this call performs no action.

```
/*************************
  int ccurPWMIN Disable Pci Interrupts(void *Handle)
  Description: Disable interrupts being generated by the board.
  Input: void *Handle
Output: None
Return: CCURPWMIN_LIB_NO_ERROR
                                                  (handle pointer)
               CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)
```

2.2.9 ccurPWMIN Enable Pci Interrupts()

The purpose of this call is to enable PCI interrupts. Currently this call performs no action.

```
/****************************
   int ccurPWMIN_Enable_Pci_Interrupts(void *Handle)
   Description: Enable interrupts being generated by the board.
  Input: void *Handle (handle pointer)

Output: None

Return: CCURPWMIN_LIB_NO_ERROR (successful)

CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)

CCURPWMIN_LIB_NOT_OPEN (device not open)

CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)
 ********************************
```

2.2.10 ccurPWMIN Fast Memcpy()

The purpose of this call is to provide a fast mechanism to copy between hardware and memory using programmed I/O. The library performs appropriate locking while the copying is taking place.

2.2.11 ccurPWMIN Fast Memcpy Unlocked()

The purpose of this call is to provide a fast mechanism to copy between hardware and memory using programmed I/O. The library does not perform any locking. User needs to provide external locking instead.

2.2.12 ccurPWMIN Flush Fifo()

The hardware maintains an internal FIFO of maximum size of 127 entries that holds the last N pulse width counts for each of the input channels. These pulse width counts are used to provide to the user a running sum of these pulse width counts which can be used to determine the average pulse width over the specified interval. This call provides the user the ability to clear this FIFO for specific channels by supplying the appropriate channel mask.

```
- CCURPWMIN_CH1_MASK
- CCURPWMIN_CH2_MASK
- CCURPWMIN_CH3_MASK
- CCURPWMIN_CH4_MASK
- CCURPWMIN_CH5_MASK
- CCURPWMIN_CH6_MASK
- CCURPWMIN_CH7_MASK
- CCURPWMIN_CH8_MASK
- CCURPWMIN_CH9_MASK
- CCURPWMIN_CH10_MASK
- CCURPWMIN_CH11_MASK
- CCURPWMIN_CH11_MASK
- CCURPWMIN_ALL_CH_MASK
```

2.2.13 ccurPWMIN Format Raw Data()

When the user issues the *read(2)* system call to retrieve the channel information, the information returned for each channel is in a raw format in the *ccurpwmin_raw_indiv_t* structure. This call takes as input, the raw channel information read from the hardware and converts it to a more user friendly channel information and returned in the *ccurpwmin_channel_t* structure. Users can supply 1 to maximum number of channel to this call. They need to ensure that the returned value is large enough in size to receive the formatted channels.

```
/*********************************
    int ccurPWMIN Format Raw Data(void *Handle, u int32 t numChans,
                                             ccurpwmin_raw_indiv_t *RawData,
                                             ccurpwmin channel t *value)
    Description: Format raw data and return to user.
                                                    *Handle (handle pointer)
numChans (number of channels)
    Input:
                      void
                     u_int32 t
                  ccurpwmin_raw_indiv_t *RawData (pointer to raw data)
ccurpwmin_channel_t *value; (pointer to value)
CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
   Output:
   Return:
 /*** PWM individual channels ***/
typedef volatile struct {
     u_int32_t pwm_period_high_clock_count;  /* PWM period high clock count */
u_int32_t pwm_period_width_clock_count; /* PWM width clock count */
     u int32 t pwm_period_sum;
     u_int32_t pwm_period_average_count_rcvd;/* PWM period average count received
} ccurpwmin raw indiv t;
typedef struct
     u_int32_t    pwm_period_high_clock_count;    /* PWM period high clock count */
     u_int32_t pwm_period_width_clock_count; /* PWM period width clock count */
    u_int32_t pwm_number_rising_edges; /* PWM number of rising edges */
double pwm_period; /* PWM period in micro-seconds */
double pwm_average_period; /* PWM period in micro-seconds */
double pwm_frequency; /* PWM period in micro-seconds */
double pwm_duty_cycle; /* PWM frequency Hz */
double pwm_duty_cycle; /* PWM duty_cycle */
u_int32_t pwm_period_average_count; /* PWM period_average_count */
} ccurpwmin channel t;
```

2.2.14 ccurPWMIN Freeze Output()

The hardware is continuously gathering, computing and supplying to the user the most current values in various registers for each channel during each clock cycle. In order to ensure that all the data for a specific channel is not changing while being accessed by the user, this call provides the ability to freeze a selected set of channels while the information is being gathered from the hardware. Though this data for the channel is "frozen" by this call, the board is continuing to gather and compute date for all the channels and is ready to return to the user when the freeze is removed.

```
/****************************
   int ccurPWMIN Freeze Output(void *Handle, u int32 t channel mask)
   Description: Freeze Output
                 void *Handle (handle pointer)
u_int32_t channel_mask (which channels)
CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
   Input:
   Return:
 *******************************
// Channel masks that can be supplied to the call
- CCURPWMIN CHO MASK
- CCURPWMIN_CH1_MASK
- CCURPWMIN_CH2_MASK
- CCURPWMIN CH3 MASK
- CCURPWMIN CH4 MASK
- CCURPWMIN CH5 MASK
- CCURPWMIN CH6 MASK
- CCURPWMIN CH7 MASK
- CCURPWMIN CH8 MASK
- CCURPWMIN CH9 MASK
- CCURPWMIN CH10 MASK
- CCURPWMIN CH11 MASK
- CCURPWMIN ALL CH MASK
```

2.2.15 ccurPWMIN Get Driver Error()

This call returns the last error generated by the driver.

```
/****************************
   int ccurPWMIN Get Driver Error(void *Handle, ccurpwmin user error t *ret err)
   Description: Get the last error generated by the driver.
  Input:
               void *Handle
                                                  (handle pointer)
                ccurpwmin_user_error_t *ret_err (error struct pointer)
  Output:
               CCURPWMIN_LIB_NO_ERROR (successful)

CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)

CCURPWMIN_LIB_NOT_OPEN (device not open)

CCURPWMIN_LIB_INVALID_ARG (invalid argument)

CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)
  Return:
 #define CCURPWMIN ERROR NAME SIZE
#define CCURPWMIN ERROR DESC SIZE 128
typedef struct ccurpwmin user error t {
                                               /* error number */
   uint
          error;
           name[CCURPWMIN ERROR NAME SIZE]; /* error name used in driver */
    char
```

```
char desc[CCURPWMIN_ERROR_DESC_SIZE]; /* error description */
} ccurpwmin_user_error_t;

enum {
    CCURPWMIN_SUCCESS = 0,
    CCURPWMIN_INVALID_PARAMETER,
    CCURPWMIN_TIMEOUT,
    CCURPWMIN_OPERATION_CANCELLED,
    CCURPWMIN_RESOURCE_ALLOCATION_ERROR,
    CCURPWMIN_INVALID_REQUEST,
    CCURPWMIN_FAULT_ERROR,
    CCURPWMIN_BUSY,
    CCURPWMIN_ADDRESS_IN_USE,
    CCURPWMIN_DMA_TIMEOUT,
};
```

2.2.16 ccurPWMIN_Get_Driver_Read_Mode()

This call returns the current driver read mode. When a *read(2)* system call is issued, it is this mode that determines the type of read being performed by the driver.

2.2.17 ccurPWMIN_Get_Info()

This call returns internal information that is maintained by the driver.

```
-- int info.func
                 -- int info.vendor id
                 -- int info.device id
                 -- int info.board id
                 -- int info.firmware
                 -- int info.interrupt count
                 -- U int info.mem region[].physical address
                 -- U_int info.mem_region[].size
                 -- U_int info.mem_region[].flags
                 -- U int info.mem region[].virtual address
                CCURPWMIN_LIB_NO_ERROR (successful)

CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)

CCURPWMIN_LIB_NOT_OPEN (device not open)

CCURPWMIN_LIB_INVALID_ARG (invalid argument)

CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)
   Return:
 typedef struct
    uint physical address;
   uint size;
    uint flags;
   uint *virtual_address;
} ccurpwmin_dev_region_t;
#define CCURPWMIN MAX REGION 32
typedef struct
                           char
    char
    char
    char
    int
                            /^ slot number */

tunc; /* function number */

vendor_id; /* vendor id */

device_id; /* device id */

board_id; /* board id */

firmware; /* firmware

interrupt
                           slot;
    int.
                           func;
    int
    int
    int
    int
                             int
    int
                             Ccurpwmin Max Region; /*kernel DEVICE COUNT RESOURCE*/
    int.
    ccurpwmin_dev_region_t mem_region[CCURPWMIN MAX REGION];
} ccurpwmin driver info t;
```

2.2.18 ccurPWMIN Get Lib Error()

This call provides detailed information about the last library error that was maintained by the API.

```
-- char function[CCURPWMIN LIB ERROR FUNC SIZE]
                                           (library function in error)
(no/bad handler supplied)
(device not open)
  Return:
                CCURPWMIN LIB BAD HANDLE
                CCURPWMIN LIB NOT OPEN
                Last Library Error
 ********************
typedef struct ccurpwmin lib error t {
                                                 /* lib error number */
   uint.
            error;
    char
            name[CCURPWMIN LIB ERROR NAME SIZE]; /* error name used in lib */
            desc[CCURPWMIN_LIB_ERROR_DESC_SIZE]; /* error description */
line_number; /* line number in library */
    char
   int
           function[CCURPWMIN LIB ERROR FUNC SIZE];
   char
                                              /* library function */
} ccurpwmin lib error t;
```

2.2.19 ccurPWMIN_Get_Mapped_Config_Ptr()

If the user wishes to bypass the API and communicate directly with the board configuration registers, then they can use this call to acquire a pointer to these registers. Please note that any type of access (read or write) by bypassing the API could compromise the API and results could be unpredictable. It is recommended that only advanced users should use this call and with extreme care and intimate knowledge of the hardware programming registers before attempting to access these registers. For information on the registers, refer to the *ccurpwmin user.h* include file that is supplied with the driver.

2.2.20 ccurPWMIN_Get_Mapped_Local_Ptr()

If the user wishes to bypass the API and communicate directly with the board control and data registers, then they can use this call to acquire a pointer to these registers. Please note that any type of access (read or write) by bypassing the API could compromise the API and results could be unpredictable. It is recommended that only advanced users should use this call and with extreme care and intimate knowledge of the hardware programming registers before attempting to access these registers. For information on the registers, refer to the *ccurpwmin_user.h* include file that is supplied with the driver.

```
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
CCURPWMIN_LIB_NO_LOCAL_REGION (local region not present)
```

2.2.21 ccurPWMIN Get Noise Filter Count()

The board is capable of filtering out some very high frequency noise spikes if the user so desires. The users can set this filter count from 0 (i.e. no filter) to the maximum allowable filter count specified by the define $CCURPWMIN_MAX_NOISE_FILTER_COUNT$. This call returns the noise filter count that has been previously set by the $ccurPWMIN_Set_Noise_Filter_Count()$. The count is the number of noise transitions that are to be skipped within the duration of the clock ticks specified in this filter.

2.2.22 ccurPWMIN_Get_Open_File_Descriptor()

When the library <code>ccurPWMIN_Open()</code> call is successfully invoked, the board is opened using the system call <code>open(2)</code>. The file descriptor associated with this board is returned to the user with this call. This call allows advanced users to bypass the library and communicate directly with the driver with calls like <code>read(2)</code>, <code>ioctl(2)</code>, etc. Normally, this is not recommended as internal checking and locking is bypassed and the library calls can no longer maintain integrity of the functions. This is only provided for advanced users who want more control and are aware of the implications.

2.2.23 ccurPWMIN_Get_Period_Average_Count()

The board maintains an internal FIFO for each channel that holds the last N pulse width counts. This call returns the number of pulse width counts that the hardware is using to save the last set of pulse widths encountered. This list is maintained by the hardware to provide a running sum of the last N pulse widths that is then used by the API to determine the average of the last N pulse widths encountered by the channel.

2.2.24 ccurPWMIN_Get_Physical_Memory()

This call returns to the user the physical memory pointer and size that was previously allocated by the *ccurPWMIN_Mmap_Physical_Memory()* call. The physical memory is allocated by the user when they wish to perform their own DMA and bypass the API. Once again, this call is only useful for advanced users.

2.2.25 ccurPWMIN_Get_PWM()

This call returns to the user information about a particular channel or all the channels. Additionally, the hardware maintains a continuous pulse count for each channel which latches the pulse counts since the last reset and then clears the counter. The user can optionally set the *reset_pulsecount* argument to '1' to request the API to perform to latch the pulse count and the clear it.

The user can specify a single channel number from 0 to (*CCURPWMIN_MAX_CHANNELS - 1*) to receive the contents of a specific channel. If the user wishes to receive information for ALL channels, then they can specify *CCURPWMIN_MAX_CHANNELS* as the argument to *channel*. In this case, the *ccurpwmin_channel_t* structure pointed to by *value* must be large enough to receive all the channels.

2.2.26 ccurPWMIN Get Value()

This call allows the user to read the board registers. The actual data returned will depend on the command register information that is requested. Refer to the hardware manual for more information on what is being returned. Most commands return a pointer to an unsigned integer.

```
/******************************
   int ccurPWMIN Get Value(void *Handle, CCURPWMIN CONTROL cmd, void *value)
   Description: Return the value of the specified board register.
                  void *Handle (handle pointer)

CCURPWMIN_CONTROL cmd (register definition)

void *value; (pointer to value)

CCURPWMIN_LIB_NO_ERROR (successful)

CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)

CCURPWMIN_LIB_NOT_OPEN (device not open)

CCURPWMIN_LIB_INVALID_ARG (invalid argument)

CCURPWMIN_LIB_NO_LOCAL_REGION (local_region_not_present)
   Input:
   Output:
   Return:
 typedef enum {
    CCURPWMIN STATUS,
    CCURPWMIN REVISION,
    CCURPWMIN RESET,
    CCURPWMIN RESET PULSECOUNT,
    CCURPWMIN FREEZE OUTPUT,
    CCURPWMIN FLUSH FIFO,
    CCURPWMIN INDIVO PERIOD HIGH CLOCK COUNT,
    CCURPWMIN INDIVO PERIOD WIDTH CLOCK COUNT,
    CCURPWMIN INDIVO NUMBER RISING EDGES,
    CCURPWMIN INDIVO PERIOD SUM,
    CCURPWMIN INDIVO PWM PERIOD SUM COUNT RECEIVED,
```

```
CCURPWMIN INDIVO PWM PERIOD SUM COUNT SET,
CCURPWMIN INDIVO PWM NOISE FILTER COUNT,
CCURPWMIN INDIV1 PERIOD HIGH CLOCK COUNT,
CCURPWMIN INDIV1 PERIOD WIDTH CLOCK COUNT,
CCURPWMIN INDIV1 NUMBER RISING EDGES,
CCURPWMIN INDIV1 PERIOD SUM,
CCURPWMIN_INDIV1_PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN_INDIV1_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN INDIV1 PWM NOISE FILTER COUNT,
CCURPWMIN INDIV2 PERIOD HIGH CLOCK COUNT,
CCURPWMIN INDIV2 PERIOD WIDTH CLOCK COUNT,
CCURPWMIN INDIV2 NUMBER RISING EDGES,
CCURPWMIN INDIV2 PERIOD SUM,
CCURPWMIN INDIV2 PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN INDIV2 PWM PERIOD SUM COUNT SET,
CCURPWMIN INDIV2 PWM NOISE FILTER COUNT,
CCURPWMIN INDIV3 PERIOD HIGH CLOCK COUNT,
CCURPWMIN_INDIV3_PERIOD_WIDTH CLOCK COUNT,
CCURPWMIN INDIV3 NUMBER RISING EDGES,
CCURPWMIN_INDIV3_PERIOD_SUM,
CCURPWMIN_INDIV3_PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN_INDIV3_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN INDIV3 PWM NOISE FILTER COUNT,
CCURPWMIN INDIV4 PERIOD HIGH CLOCK COUNT,
CCURPWMIN INDIV4 PERIOD WIDTH CLOCK COUNT,
CCURPWMIN INDIV4 NUMBER RISING EDGES,
CCURPWMIN INDIV4 PERIOD_SUM,
CCURPWMIN INDIV4 PWM PERIOD SUM COUNT RECEIVED,
CCURPWMIN INDIV4 PWM PERIOD SUM COUNT SET,
CCURPWMIN INDIV4 PWM NOISE FILTER COUNT,
CCURPWMIN INDIV5 PERIOD HIGH CLOCK COUNT,
CCURPWMIN_INDIV5_PERIOD_WIDTH_CLOCK_COUNT,
CCURPWMIN_INDIV5_NUMBER_RISING_EDGES,
CCURPWMIN_INDIV5_PERIOD_SUM,
CCURPWMIN_INDIV5_PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN_INDIV5_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV5_PWM_NOISE_FILTER_COUNT,
CCURPWMIN INDIV6 PERIOD HIGH CLOCK COUNT,
CCURPWMIN INDIV6 PERIOD WIDTH CLOCK COUNT,
CCURPWMIN INDIV6 NUMBER RISING EDGES,
CCURPWMIN INDIV6 PERIOD SUM,
CCURPWMIN INDIV6 PWM PERIOD SUM COUNT RECEIVED,
CCURPWMIN INDIV6 PWM PERIOD SUM COUNT SET,
CCURPWMIN INDIV6 PWM NOISE FILTER COUNT,
CCURPWMIN_INDIV7_PERIOD_HIGH_CLOCK_COUNT,
CCURPWMIN_INDIV7_PERIOD_WIDTH_CLOCK_COUNT,
CCURPWMIN_INDIV7_NUMBER_RISING_EDGES,
CCURPWMIN_INDIV7_PERIOD_SUM,
CCURPWMIN_INDIV7_PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN_INDIV7_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN INDIV7 PWM NOISE FILTER COUNT,
CCURPWMIN INDIV8 PERIOD HIGH CLOCK COUNT,
CCURPWMIN INDIV8 PERIOD WIDTH CLOCK COUNT,
CCURPWMIN INDIV8 NUMBER RISING EDGES,
CCURPWMIN INDIV8 PERIOD SUM,
```

```
CCURPWMIN INDIV8 PWM PERIOD SUM COUNT SET,
    CCURPWMIN INDIV8 PWM NOISE FILTER COUNT,
    CCURPWMIN INDIV9 PERIOD HIGH CLOCK COUNT,
    CCURPWMIN INDIV9 PERIOD WIDTH CLOCK COUNT,
    CCURPWMIN INDIV9 NUMBER RISING EDGES,
    CCURPWMIN_INDIV9_PERIOD_SUM,
    CCURPWMIN_INDIV9_PWM_PERIOD_SUM_COUNT_RECEIVED,
    CCURPWMIN_INDIV9_PWM_PERIOD_SUM_COUNT_SET,
    CCURPWMIN INDIV9 PWM NOISE FILTER COUNT,
    CCURPWMIN INDIV10 PERIOD HIGH CLOCK COUNT,
    CCURPWMIN INDIV10 PERIOD WIDTH CLOCK COUNT,
    CCURPWMIN INDIV10 NUMBER RISING EDGES,
    CCURPWMIN INDIV10 PERIOD SUM,
    CCURPWMIN INDIV10 PWM PERIOD SUM COUNT RECEIVED,
    CCURPWMIN INDIV10 PWM PERIOD SUM COUNT SET,
    CCURPWMIN INDIV10 PWM NOISE FILTER COUNT,
    CCURPWMIN INDIV11 PERIOD HIGH CLOCK COUNT,
    CCURPWMIN INDIV11 PERIOD WIDTH CLOCK COUNT,
    CCURPWMIN_INDIV11_NUMBER_RISING_EDGES,
    CCURPWMIN_INDIV11_PERIOD_SUM,
CCURPWMIN_INDIV11_PWM_PERIOD_SUM_COUNT_RECEIVED,
CCURPWMIN_INDIV11_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV11_PWM_NOISE_FILTER_COUNT,
} CCURPWMIN CONTROL;
```

CCURPWMIN INDIV8 PWM PERIOD SUM COUNT RECEIVED,

2.2.27 ccurPWMIN_Initialize_Board()

This call resets the board to a default initial state. This call is currently identical to the *ccurPWMIN Reset Board()* call.

2.2.28 ccurPWMIN MMap Physical Memory()

This call is provided for advanced users to create a physical memory of specified size that can be used for DMA. The allocated DMA memory is rounded to a page size. If a physical memory has been previously allocated, this call will fail, at which point the user will need to issue the *ccurPWMIN Munmap Physical Memory()* API call to remove the previously allocated physical memory.

2.2.29 ccurPWMIN_Munmap_Physical_Memory()

This call simply removes a physical memory that was previously allocated by the *ccurPWMIN_MMap_Physical_Memory()* API call.

2.2.30 ccurPWMIN NanoDelay()

This call simply delays (loops) for user specified nano–seconds. .

2.2.31 ccurPWMIN Open()

This is the first call that needs to be issued by a user to open a device and access the board through the rest of the API calls. What is returned is a handle to a *void pointer* that is supplied as an argument to the other API calls. The *Board_Number* is a valid board number [0..9] that is associated with a physical card. There must exist a character special file */dev/ccurpwmin<Board_Number>* for the call to be successful. One character special file is created for each board found when the driver is successfully loaded.

The *oflag* is the flag supplied to the *open(2)* system call by this API. It is normally a 0, however the user may use the *O NONBLOCK* option for *read(2)* calls which will change the default reading in block mode.

2.2.32 ccurPWMIN Read()

This call is provided for users to receive raw data from the channels. It basically calls the *read(2)* system call with the exception that it performs necessary *locking* and returns the *errno* returned from the system call in the pointer to the *error* variable.

For specific information about the data being returned for the various read modes, refer to the *read(2)* system call description the *Driver Direct Access* section.

2.2.33 ccurPWMIN_Remove_Irq()

The purpose of this call is to remove the interrupt handler that was previously set up. The interrupt handler is managed internally by the driver and the library. The user should not issue this call, otherwise reads will time out.

device generates an interrupt. There are times that a user, for performance reasons may wish to run the board without interrupts enabled. In that case, they can issue this ioctl to remove the interrupt handling capability from the driver.

void *Handle Input: (handle pointer)

Output: None

Return:

CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)

2.2.34 ccurPWMIN Reset Board()

This call resets the board to a known initial default state. Additionally, the Converters, Clocks and FIFO are reset along with internal pointers and clearing of interrupts. This call is currently identical to the ccurPWMIN Initialize Board() call.

```
/*********************************
     int ccurPWMIN Reset Board(void *Handle)
     Description: Reset the board.
   Input: void *Handle (handle pointer)
Output: None
Return: CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_IOCTL_FAILED (driver ioctl call failed)
CCURPWMIN_LIB_NO_LOCAL_REGION (local region not present)
```

2.2.35 ccurPWMIN Reset PulseCount()

The driver maintains a continuous number of pulse counts that are being detected on each channel. This call allows the user to latch the contents of the pulse counts since the last pulse reset. After latching the contents, the hardware resets the counter and continues pulse count detection.

```
/********************************
    ccurPWMIN Reset PulseCount()
    Description: Issue reset pulse count
                      void *Handle (handle pointer)
u_int32_t channel_mask (which channels)
CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
                   void
    Input:
    Return:
```

2.2.36 ccurPWMIN Select Driver Read Mode()

This call sets the current driver read mode. When a read(2) system call is issued, it is this mode that determines the type of read being performed by the driver. Refer to the read(2) system call under Direct Driver Access section for more information on the various modes.

```
/******************************
   int ccurPWMIN_Select_Driver_Read_Mode(void *Handle,
                                                 CCURPWMIN DRIVER READ MODE mode)
   Description: Reset Fifo
   Input:
                   void *Handle
                                                             (handle pointer)
                   CCURPWMIN DRIVER READ MODE mode (select read mode)
                 none
   Output:
                   CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
CCURPWMIN_LIB_NO_LOCAL_REGION (local region not present)
   Return:
typedef enum {
    CCURPWMIN PIO CHANNEL,
    CCURPWMIN DMA CHANNEL,
} CCURPWMIN DRIVER READ MODE;
```

2.2.37 ccurPWMIN_Set_Noise_Filter_Count()

The hardware can perform some basic noise filtering on a per-channel basis. Users can set the noise filter count anywhere from CCURPWMIN_MIN_NOISE_FILTER_COUNT (where no noise rejection will occur) to CCURPWMIN_MAX_NOISE_FILTER_COUNT. The value supplied requests the hardware to skip high frequency noise transitions that occur within the number of clock ticks supplied to this call. The user can specify a single channel number from 0 to (CCURPWMIN_MAX_CHANNELS – 1) to set the filter for a specific channel. If the user wishes to set filter for ALL channels, then they can specify CCURPWMIN MAX CHANNELS as the argument to channel.

2.2.38 ccurPWMIN_Set_Period_Average_Count()

This call sets the count of the number that is required for determining the most recent period average. The driver maintains an internal FIFO for each channel that hold the most recent period widths and provides this information to the user in the form of the sum of these periods. The sum of the periods is supplied to the user in a 32-bit register. Users need to ensure that the window size of average selection times the period width count must not exceed the 32-bit register, otherwise, incorrect averaging will result. This is only true when the input pulse is of a very low frequency.(less than 0.52Hz) with the maximum window size of 127. As the frequency is reduced, the user needs to reduce the window size accordingly. The *ccurPWMIN_Get_PWM()* API uses this information to return to the user the average of the collected pulse widths.

2.2.39 ccurPWMIN Set Value()

This call allows the advanced user to set the writable board registers. The actual data written will depend on the command register information that is requested. Refer to the hardware manual for more information on what can be written to.

Normally, users should not be changing these registers as it will bypass the API integrity and could result in an unpredictable outcome.

```
/****************************
   int ccurPWMIN Set Value(void *Handle, CCURPWMIN CONTROL cmd, int value)
  Description: Set the value of the specified board register.
              void *Handle(handle pointer)CCURPWMIN_CONTROL cmd(register definition)int value(value to be set)
            void *Handle
  Input:
  Output: None
Return: CCURPWMIN_LIB_NO_ERROR
               CCURPWMIN_LIB_NO_ERROR (successful)
CCURPWMIN_LIB_BAD_HANDLE (no/bad handler supplied)
CCURPWMIN_LIB_NOT_OPEN (device not open)
CCURPWMIN_LIB_INVALID_ARG (invalid argument)
 typedef enum {
   CCURPWMIN STATUS,
   CCURPWMIN RESET,
   CCURPWMIN RESET PULSECOUNT,
   CCURPWMIN FREEZE OUTPUT,
   CCURPWMIN FLUSH FIFO,
   CCURPWMIN INDIVO PWM PERIOD SUM COUNT SET,
   CCURPWMIN INDIVO PWM NOISE FILTER COUNT,
   CCURPWMIN INDIV1 PWM PERIOD SUM COUNT SET,
    CCURPWMIN INDIV1 PWM NOISE FILTER COUNT,
    CCURPWMIN INDIV2 PWM PERIOD SUM COUNT SET,
   CCURPWMIN INDIV2 PWM NOISE FILTER COUNT,
   CCURPWMIN INDIV3 PWM PERIOD SUM COUNT SET,
   CCURPWMIN INDIV3 PWM NOISE FILTER COUNT,
   CCURPWMIN INDIV4 PWM PERIOD SUM COUNT SET,
   CCURPWMIN INDIV4 PWM NOISE FILTER COUNT,
```

```
CCURPWMIN_INDIV5_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV5_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV6_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV6_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV7_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV7_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV8_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV8_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV9_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV10_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV10_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV10_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV11_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV11_PWM_PERIOD_SUM_COUNT_SET,
CCURPWMIN_INDIV11_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV11_PWM_NOISE_FILTER_COUNT,

CCURPWMIN_INDIV11_PWM_NOISE_FILTER_COUNT,
```

2.2.40 ccurPWMIN Unfreeze Output()

This call un-freezes data collection that was previously frozen by the *ccurPWMIN_Freeze_Output()* call. User can specify a set of channels to un-freeze.

2.2.41 ccurPWMIN Write()

This call is not supported for this Analog Input card.

3. Test Programs

This driver and API are accompanied with an extensive set of test examples. Examples under the *Direct Driver Access* do not use the API, while those under *Application Program Interface Access* use the API.

3.1 Direct Driver Access Example Tests

These set of tests are located in the .../test directory and do not use the API. They communicate directly with the driver. Users should be extremely familiar with both the driver and the hardware registers if they wish to communicate directly with the hardware.

3.1.1 ccurpwmin dump

This is a simple program that dumps the local, configuration, PCI bridge, PCI config and main control registers.

Usage: ccurpwmin dump <device number>

Example display:

```
Device Name
              : /dev/ccurpwmin0
LOCAL Register 0x7fffff7ff5000 Offset=0x0
CONFIG Register 0x7fffff7ff4000 Offset=0x0
====== LOCAL BOARD REGISTERS =======
LBR: @0x0000 --> 0x00010000
LBR: @0x0004 --> 0x00010002
LBR: @0x0008 --> 0x00000000
LBR: @0x000c --> 0x00000000
LBR: @0x0010 --> 0x00000000
LBR: @0x0014 --> 0x00000000
LBR: @0x1000 --> 0x0000000
LBR: @0x1004 --> 0x00000000
LBR: @0x1008 --> 0x00000000
LBR: @0x100c --> 0x00000000
LBR: @0x1010 --> 0x00000000
LBR: @0x1014 --> 0x00000000
LBR: @0x38ec --> 0x0000000
LBR: @0x38f0 --> 0x00000000
LBR: @0x38f4 --> 0x00000000
LBR: @0x38f8 --> 0x00000000
LBR: @0x38fc --> 0x00000000
====== LOCAL CONFIG REGISTERS =======
LCR: @0x0000 --> 0xffff8000
LCR: @0x0004 --> 0x0000001
LCR: @0x0008 --> 0x00200000
LCR: @0x000c --> 0x00000400
LCR: @0x0010 --> 0x00000000
LCR: @0x0014 --> 0x00000011
LCR: @0x0018 --> 0xf20301db
LCR: @0x001c --> 0x0000000
LCR: @0x0020 --> 0x00000000
LCR: @0x0024 --> 0x00000000
LCR: @0x0028 --> 0x00001009
LCR: @0x002c --> 0x0000000
LCR: @0x0030 --> 0x00000000
```

```
LCR: @0x0034 --> 0x00000008
LCR: @0x0038 --> 0x00000000
LCR: @0x003c --> 0x00000000
LCR: @0x0040 --> 0x0000000
LCR: @0x0044 --> 0x00000000
LCR: @0x0048 --> 0x00000000
LCR: @0x004c --> 0x0000000
LCR: @0x0050 --> 0x00000000
LCR: @0x0054 \longrightarrow 0x00000000
LCR: @0x0058 --> 0x00000000
LCR: @0x005c --> 0x00000000
LCR: @0x0060 --> 0x00000000
LCR: @0x0064 --> 0x00000000
LCR: @0x0068 --> 0x0f000483
LCR: @0x006c --> 0x100f767e
LCR: @0x0070 --> 0x905610b5
LCR: @0x0074 --> 0x000000ba
LCR: @0x0078 --> 0x00000000
LCR: @0x007c --> 0x00000000
LCR: @0x0080 --> 0x0000003
LCR: @0x0084 --> 0x00000000
LCR: @0x0088 --> 0x0000000
LCR: @0x008c --> 0x00000000
LCR: @0x0090 --> 0x00000000
LCR: @0x0094 --> 0x00000003
LCR: @0x0098 --> 0x00000000
LCR: @0x009c --> 0x00000000
LCR: @0x00a0 --> 0x00000000
LCR: @0x00a4 --> 0x00000000
LCR: @0x00a8 --> 0x00001010
LCR: @0x00ac --> 0x00200000
LCR: @0x00b0 --> 0x00000000
LCR: @0x00b4 --> 0x00000000
LCR: @0x00b8 --> 0x0000000
LCR: @0x00bc --> 0x0000000
LCR: @0x00c0 --> 0x00000002
LCR: @0x00c4 --> 0x00000000
LCR: @0x00c8 --> 0x00000000
LCR: @0x00cc --> 0x0000000
LCR: @0x00d0 --> 0x00000000
LCR: @0x00d4 --> 0x0000000
LCR: @0x00d8 --> 0x00000000
LCR: @0x00dc --> 0x00000000
LCR: @0x00e0 --> 0x00000000
LCR: @0x00e4 --> 0x00000000
LCR: @0x00e8 --> 0x00000050
LCR: @0x00ec --> 0x00000000
LCR: @0x00f0 --> 0x0000000
LCR: @0x00f4 --> 0x00000000
LCR: @0x00f8 --> 0x00000043
====== PCI CONFIG REG ADDR MAPPING =======
PCR: @0x0000 --> 0x92721542
PCR: @0x0004 --> 0x02b00017
PCR: @0x0008 --> 0x08800001
PCR: @0x000c --> 0x00006008
PCR: @0x0010 --> 0xc0108000
PCR: @0x0014 --> 0x00000000
PCR: @0x0018 --> 0xc0100000
PCR: @0x001c --> 0x00000000
PCR: @0x0020 --> 0x00000000
PCR: @0x0024 --> 0x00000000
PCR: @0x0028 --> 0x00000000
```

```
PCR: @0x002c --> 0x905610b5
PCR: @0x0030 --> 0x00000000
PCR: @0x0034 --> 0x00000040
PCR: @0x0038 --> 0x00000000
PCR: @0x003c --> 0x00000105
PCR: @0x0040 --> 0x00024801
PCR: @0x0044 --> 0x0000000
PCR: @0x0048 --> 0x00004c00
PCR: @0x004c --> 0x00000003
PCR: @0x0050 --> 0x00000000
====== PCI BRIDGE REGISTERS =======
PBR: @0x0000 --> 0x811110b5
PBR: @0x0004 --> 0x00100017
PBR: @0x0008 --> 0x06040021
PBR: @0x000c --> 0x00010008
PBR: @0x0010 --> 0xc300000c
PBR: @0x0014 --> 0x00000000
PBR: @0x0018 --> 0x24020201
PBR: @0x001c --> 0x220000f0
PBR: @0x0020 --> 0xc010c010
PBR: @0x0024 --> 0x0000fff0
PBR: @0x0028 --> 0x0000000
PBR: @0x002c --> 0x0000000
PBR: @0x0030 --> 0x00000000
PBR: @0x0034 --> 0x00000040
PBR: @0x0038 --> 0x0000000
PBR: @0x003c --> 0x00040105
PBR: @0x0040 --> 0x5a025001
PBR: @0x0044 --> 0x00000000
PBR: @0x0048 --> 0x000e2012
PBR: @0x004c --> 0x00000000
PBR: @0x0050 --> 0x00806005
PBR: @0x0054 --> 0x00000000
PBR: @0x0058 --> 0x0000000
PBR: @0x005c --> 0x0000000
PBR: @0x0060 --> 0x00710010
PBR: @0x0064 --> 0x00000000
PBR: @0x0068 --> 0x00002000
PBR: @0x006c --> 0x00024c11
PBR: @0x0070 --> 0x00110000
PBR: @0x0074 --> 0x00000c80
PBR: @0x0078 --> 0x00400000
PBR: @0x007c --> 0x00000000
PBR: @0x0080 --> 0x00000000
PBR: @0x0084 --> 0x00000000
PBR: @0x0088 --> 0x00000033
PBR: @0x008c --> 0x0000000
PBR: @0x0090 --> 0x00000000
PBR: @0x0094 --> 0x00000000
PBR: @0x0098 --> 0x00000000
PBR: @0x009c --> 0x00000000
PBR: @0x00a0 --> 0x00000000
PBR: @0x00a4 --> 0x00000000
PBR: @0x00a8 --> 0x00000000
PBR: @0x00ac --> 0x00000000
PBR: @0x00b0 --> 0x00000000
PBR: @0x00b4 --> 0x0000000
PBR: @0x00b8 --> 0x00000000
PBR: @0x00bc --> 0x00000000
PBR: @0x00c0 --> 0x00000000
PBR: @0x00c4 --> 0x00000000
PBR: @0x00c8 --> 0x00000000
```

```
PBR: @0x00cc --> 0x00000000
PBR: @0x00d0 --> 0x00000000
PBR: @0x00d4 --> 0x00000000
PBR: @0x00d8 --> 0x00000000
PBR: @0x00dc --> 0x0000000
PBR: @0x00e0 --> 0x0000000
PBR: @0x00e4 --> 0x00000000
PBR: @0x00e8 --> 0x0000000
PBR: @0x00ec --> 0x0000000
PBR: @0x00f0 --> 0x0000000
PBR: @0x00f4 --> 0x0000000
PBR: @0x00f8 --> 0x00000000
PBR: @0x00fc --> 0x0000000
PBR: @0x0100 --> 0x00010004
PBR: @0x0104 --> 0x00000000
PBR: @0x0108 --> 0x0000000
PBR: @0x010c --> 0x00000000
PBR: @0x0110 --> 0x00000000
PBR: @0x0114 --> 0x00000000
PBR: @0x0118 --> 0x00000000
====== MAIN CONTROL REGISTERS =======
MCR: @0x0000 --> 0x00000033
MCR: @0x0004 --> 0x8020ff00
MCR: @0x0008 --> 0x00000000
MCR: @0x000c --> 0x03008090
MCR: @0x0010 --> 0x80000000
MCR: @0x0014 --> 0x00000000
MCR: @0x0018 --> 0x0000000
MCR: @0x001c --> 0x00000000
MCR: @0x0020 --> 0x0000101f
MCR: @0x0024 --> 0x00000000
MCR: @0x0028 --> 0x00000000
MCR: @0x002c --> 0x0000000
MCR: @0x0030 \longrightarrow 0xfeedface
MCR: @0x0034 \longrightarrow 0x00000000
MCR: @0x0038 --> 0x0000000
MCR: @0x003c --> 0x0000000
MCR: @0x0040 --> 0x00000201
MCR: @0x0044 --> 0x00000000
MCR: @0x0048 --> 0x00810a20
MCR: @0x004c --> 0x000000d4
MCR: @0x0050 --> 0x00010100
MCR: @0x0054 --> 0x00000000
MCR: @0x0058 --> 0x080a2c2a
MCR: @0x005c --> 0x0000029a
MCR: @0x0060 --> 0x0000019
      MCR: @0x0064 --> 0x0000000
```

3.1.2 ccurpwmin rdreg

This is a simple program that returns the local register value for a given offset.

```
Usage: ./ccurpwmin_rdreg [-b board] [-o offset]
-b board: board number -- default board is 0
-o offset: hex offset to read from -- default offset is 0x0
```

Example display:

```
Read at offset 0x0000: 0x00010000
```

3.1.3 ccurpwmin reg

This is a simple program that dumps the local and configuration registers.

Usage: ccurpwmin reg <device number>

Example display:

```
Device Name: /dev/ccurpwmin0
LOCAL Register 0xb7ff8000 Offset=0x0
CONFIG Register 0xb7ff7000 Offset=0x0
#### CONFIG REGS #### (length=512)
           ffff8000 00000001 00200000 00000400 *.....*
+CFG+
      Ω
            00000000 00000011 f20301db 00000000 *.....
+CFG+
       0 \times 10
      0x20 00000000 00000000 00001009 00000000 *.....*
+CFG+
+CFG+
      0x30 00000000 00000008 00000000 000000000 *.....*
      +CFG+
      +CFG+
      0x60 00000000 00000000 0f000403 100f767e *......v~*
+CFG+
      0x70 905610b5 000000ba 00000000 00000000 *.V.....*
+CFG+
      0x80 00000043 31aa0000 00001400 000000f0 *...C1.......*
+CFG+
            0x90
+CFG+
+CFG+
       0xa0
+CFG+
       0xb0
+CFG+
       0xc0
            00000000 00000000 00000000 00000000 *.....*
+CFG+
      0xd0
           00000000 00000000 00000050 00000000 *.....
+CFG+
      0xe0
      0xf0 00000000 00000000 00000043 000000000 *......
+CFG+
    +CFG+
      +CFG+
      0x120 00000000 00000000 00000000 *.....*
+CFG+
      0x130 00000000 00000000 00000000 00000000 *.....*
+CFG+
      0x140 00000000 00000000 00000000 00000000 *.....*
+CFG+
      +CFG+
      0x160 00000000 00000000 00000000 00000000 *.....*
+CFG+
      0x170 00000000 00000000 000000000 *.....*
+CFG+
      0x180
+CFG+
            00000000 00000000 00000000 *.....*
            +CFG+
      0x190
                                  00000000 *.....
+CFG+
      0x1a0
                                  00000000 *.....*
            00000000 00000000 000000000 *.....*
+CFG+
      0x1b0
            00000000 00000000 00000000 00000000 *.....*
+CFG+
      0x1c0
            00000000 00000000 000000000 *.....*
+CFG+
      0x1d0
            00000000 00000000 00000000 00000000 *.....*
+CFG+
      0x1e0
                                  00000000 *.....
+CFG+
      0x1f0
            00000000 00000000 00000000
====== LOCAL REGISTERS =======
     pwm status
                                         =0x00010000
                                                   @0x0000000
                                         =0x00010002
                                                   @0x0000004
     pwm revision
                                         =0x00000000
                                                    @0x00001000
     pwm reset
     pwm reset pulsecount
                                         =0xfffff000
                                                    @0x00001100
     pwm_freeze output
                                         =0xfffff000
                                                    @0x00001104
     pwm flush fifo
                                         =0xfffff000
                                                    @0x00001108
     pwm indiv0.pwm period high clock count
                                         =0xdead0000
                                                    @0x00001400
     pwm indiv0.pwm period width clock count
                                         =0xdead0000
                                                    @0x00001404
     pwm indiv0.pwm number rising edges
                                                    @0x00001408
                                         =0x00000000
     pwm indiv0.pwm period sum
                                                    @0x0000140c
                                         =0x00000000
                                    =0 \times 0 0 0 0 0 0 0 0
     pwm_indiv0.pwm_period_average_count_rcvd
                                                    @0x00001410
     pwm indiv control0.pwm period average count set =0x00000001
                                                   @0x00001200
     pwm_indiv_control0.pwm_noise_filter_count =0x00000014
                                                    @0x00001204
     pwm indiv1.pwm period high clock count
                                         =0xdead0000
                                                    @0x00001414
```

```
@0x00001418
pwm indiv1.pwm period width clock count
                                                 =0xdead00000
pwm indiv1.pwm number rising edges
                                                 =0x00000000
                                                                 @0x0000141c
pwm indiv1.pwm period sum
                                                 =0x00000000
                                                                 @0x00001420
pwm indiv1.pwm period average count rcvd
                                                 =0x00000000
                                                                 @0x00001424
pwm indiv controll.pwm period average count set =0x00000001
                                                                 @0x00001208
pwm indiv control1.pwm noise filter count
                                                 =0 \times 00000014
                                                                 @0x0000120c
pwm indiv2.pwm period high clock count
                                                 =0xdead0000
                                                                 @0x00001428
pwm indiv2.pwm period width clock count
                                                 =0xdead0000
                                                                 @0x0000142c
                                                 =0x00000000
                                                                 @0x00001430
pwm_indiv2.pwm_number_rising_edges
pwm_indiv2.pwm_period_sum
                                                 =0x00000000
                                                                 @0x00001434
pwm_indiv2.pwm_period_average_count_rcvd
                                                 =0x00000000
                                                                 @0x00001438
pwm_indiv_control2.pwm_period_average_count_set =0x00000001
                                                                 @0x00001210
pwm indiv control2.pwm noise filter count
                                                 =0x0000014
                                                                 @0x00001214
pwm indiv3.pwm period high clock count
                                                 =0xdead0000
                                                                 @0x0000143c
pwm indiv3.pwm period width clock count
                                                                 @0x00001440
                                                 =0xdead0000
pwm_indiv3.pwm_number_rising_edges
                                                 =0x00000000
                                                                 @0x00001444
pwm_indiv3.pwm_period_sum
                                                 -0x00000000
                                                                @0x00001448
pwm_indiv3.pwm_period_average_count_rcvd
                                                 -0x00000000
                                                                @0x0000144c
pwm indiv control3.pwm period average count set =0x00000001
                                                                @0x00001218
pwm indiv control3.pwm noise filter count
                                                 =0x0000014
                                                                @0x0000121c
pwm_indiv4.pwm_period_high clock count
                                                 =0xdead0000
                                                                 @0x00001450
pwm indiv4.pwm period width clock count
                                                 =0xdead0000
                                                                 @0×00001454
                                                 =0x00000000
pwm_indiv4.pwm_number_rising_edges
                                                                 @0x00001458
pwm_indiv4.pwm_period_sum
                                                 =0x00000000
                                                                 @0x0000145c
pwm_indiv4.pwm_period_average_count_rcvd
                                                 =0x00000000
                                                                 @0x00001460
pwm_indiv_control4.pwm_period_average_count_set =0x0000001
                                                                 @0x00001220
pwm indiv control4.pwm noise filter count
                                                 =0x0000014
                                                                 @0x00001224
pwm indiv5.pwm period high clock count
                                                 =0 \times 00000552
                                                                 @0x00001464
pwm_indiv5.pwm_period_width clock count
                                                 =0x00000ce4
                                                                 @0x00001468
pwm_indiv5.pwm_number_rising_edges
                                                                 @0x0000146c
                                                 =0 \times 000000000
pwm indiv5.pwm period sum
                                                 =0x00000ce4
                                                                 @0x00001470
pwm_indiv5.pwm_period_average_count_rcvd
                                                 =0x00000001
                                                                 @0x00001474
pwm indiv control5.pwm period average count set =0x0000001
                                                                 @0x00001228
pwm indiv control5.pwm noise filter count
                                                 =0x0000014
                                                                 @0x0000122c
pwm indiv6.pwm period high clock count
                                                 =0xdeadffff
                                                                 @0x00001478
pwm indiv6.pwm period width clock count
                                                 =0xdeadffff
                                                                 @0x0000147c
pwm_indiv6.pwm_number_rising_edges
                                                 -0x00000000
                                                                 @0x00001480
pwm_indiv6.pwm_period_sum
                                                 =0x00000000
                                                                 @0x00001484
pwm_indiv6.pwm_period_average_count_rcvd
                                                 =0x00000000
                                                                 @0x00001488
pwm_indiv_control6.pwm_period_average_count_set =0x00000001
                                                                 @0x00001230
pwm indiv control6.pwm noise filter count
                                                 =0 \times 00000014
                                                                 @0x00001234
pwm_indiv7.pwm_period_high_clock_count
                                                 =0xdeadffff
                                                                 @0x0000148c
pwm_indiv7.pwm_period_width_clock count
                                                 =0xdeadffff
                                                                 @0x00001490
pwm_indiv7.pwm_number_rising_edges
                                                 =0x00000000
                                                                 @0x00001494
pwm_indiv7.pwm_period_sum
                                                 =0\times00000000
                                                                 @0×00001498
pwm indiv7.pwm period average count rcvd
                                                 =0x00000000
                                                                @0x0000149c
pwm indiv control7.pwm_period_average_count_set =0x00000001
                                                                @0x00001238
pwm indiv control7.pwm noise filter count
                                                 =0x0000014
                                                                @0x0000123c
pwm indiv8.pwm period high clock count
                                                 =0xdeadffff
                                                                @0x000014a0
pwm_indiv8.pwm_period_width_clock_count
                                                 =0xdeadffff
                                                                 @0x000014a4
                                                 =0x00000000
pwm_indiv8.pwm_number_rising_edges
                                                                 @0x000014a8
pwm_indiv8.pwm_period_sum
                                                 =0x00000000
                                                                 @0x000014ac
pwm_indiv8.pwm_period_average_count_rcvd
                                                 =0x00000000
                                                                 @0x000014b0
pwm_indiv_control8.pwm_period_average_count_set =0x00000001
                                                                 @0x00001240
                                                 =0 \times 0 0 0 0 0 1 4
pwm indiv control8.pwm noise filter count
                                                                 @0x00001244
pwm indiv9.pwm period high clock count
                                                 =0xdeadffff
                                                                 @0x000014b4
pwm_indiv9.pwm_period_width_clock_count
                                                 =0xdeadffff
                                                                 @0x000014b8
pwm indiv9.pwm number rising edges
                                                 =0\times00000000
                                                                 @0x000014bc
pwm_indiv9.pwm_period_sum
                                                 =0\times00000000
                                                                 @0x000014c0
pwm_indiv9.pwm_period_average_count_rcvd
                                                                 @0x000014c4
                                                 =0\times00000000
pwm_indiv_control9.pwm_period_average_count_set =0x00000001
                                                                 @0x00001248
pwm indiv control9.pwm noise filter count
                                                 =0x0000014
                                                                 @0x0000124c
pwm indiv10.pwm period high clock count
                                                 =0xdeadffff
                                                                 @0x000014c8
```

```
pwm_indiv10.pwm_period_width clock count
                                                                                            =0xdeadffff
                                                                                                                     @0x000014cc
             pwm indiv10.pwm_number_rising_edges

        pwm_indiv10.pwm_number_rising_edges
        =0x00000000
        @0x000014d0

        pwm_indiv10.pwm_period_sum
        =0x00000000
        @0x000014d4

        pwm_indiv10.pwm_period_average_count_rcvd
        =0x00000000
        @0x000014d8

        pwm_indiv_control10.pwm_period_average_count_set=0x00000001
        @0x00001250

        pwm_indiv1.pwm_period_high_clock_count
        =0x000000014
        @0x00001254

        pwm_indiv11.pwm_period_width_clock_count
        =0xdeadffff
        @0x000014c

        pwm_indiv11.pwm_number_rising_edges
        =0x00000000
        @0x000014e

        pwm_indiv11.pwm_period_sum
        =0x00000000
        @0x000014e

        pwm_indiv11.pwm_period_average_count_rcvd
        =0x00000000
        @0x000014e

        pwm_indiv_control11.pwm_period_average_count_set=0x00000001
        @0x00001258

        pwm_indiv_control11.pwm_noise_filter_count
        =0x00000001
        @0x0000125c

                                                                                             =0x00000000
                                                                                                                     @0x000014d0
             spi ram[0..63]
====== CONFIG REGISTERS =======
             las0rr
                                                                                             =0xffff8000
                                                                                                                       @0x00000000
             las0ba
                                                                                                                       @0x0000004
                                                                                             =0 \times 00000001
                                                                                             =0x00200000
             marbr
                                                                                                                      00x0000008
                                                                                             @0x000000c
             bigend
                                                                                                                     @0x00000010
             eromrr
             eromba
                                                                                             =0 \times 00000011
                                                                                                                     @0x0000014
             1brd0
                                                                                             =0xf20301db @0x0000018
                                                                                             =0x000000000 @0x0000001c
=0x00000000 @0x00000020
=0x00000000 @0x00000024
             dmrr
             dmlbam

        =0x00000000
        @0x00000024

        =0x000001009
        @0x00000028

        =0x00000000
        @0x00000030

        =0x00000000
        @0x00000034

        =0x00000000
        @0x00000040

        =0x00000000
        @0x00000044

        =0x00000000
        @0x00000048

        =0x00000000
        @0x0000004c

        =0x00000000
        @0x00000050

        =0x00000000
        @0x00000054

        =0x00000000
        @0x0000005c

        =0x00000000
        @0x0000006c

        =0x00000000
        @0x00000064

        =0x100f767e
        @0x00000070

        =0x905610b5
        @0x00000070

             dmlbai
             dmpbam
             dmcfqa
             oplfis
             oplfim
             mbox0
             mbox1
             mbox2
             mbox3
             mbox4
             mbox5
             mbox6
             mbox7
             p2ldbell
             12pdbell
             intcsr
             cntrl
             pcihidr
                                                                                             =0 \times 905610 b5 @0 \times 00000070
                                                                                             =0x0000000ba
             pcihrev
                                                                                                                       @0x00000074
             dmamode0
                                                                                             =0 \times 00000043
                                                                                                                       08000000x09
             dmapadr0
                                                                                             =0x31aa0000
                                                                                                                       @0x00000084
                                                                                                                      00x00000088
             dmaladr0
                                                                                             =0x00001400
                                                                                             =0x000000f0
                                                                                                                      @0x0000008c
             dmasiz0
                                                                                             =0x0000000a
                                                                                                                      @0x00000090
             dmadpr0
                                                                                             =0x0000003
             dmamode1
                                                                                                                     @0x00000094
             dmapadr1
                                                                                             =0 \times 000000000
                                                                                                                     @0x00000098
                                                                                             =0 \times 000000000
=0 \times 000000000
             dmaladr1
                                                                                                                     @0x0000009c
             dmasiz1
                                                                                                                     @0x000000a0
             dmadpr1
                                                                                             =0x00000000
                                                                                                                      @0x000000a4
```

dmacsr0	$=0 \times 00001011$	@0x000000a8
dmacsr1	$=0 \times 00200000$	@0x000000ac
las1rr	$=0 \times 0 0 0 0 0 0 0 0$	@0x00000f0
las1ba	$=0 \times 0 \times 0 \times 0 \times 0 = 0$	@0x00000f4
lbrd1	$=0 \times 0 0 0 0 0 0 43$	@0x00000f8

3.1.4 ccurpwmin_tst

This is an interactive test to exercise some of the driver features.

Usage: ccurpwmin tst <device number>

Example display:

3.1.5 ccurpwmin wreg

This is a simple test to write to the local registers at the user specified offset.

```
Usage: ./ccurpwmin_wreg [-b board] [-o offset] [-v value]
-b board : board selection -- default board is 0
-o offset: hex offset to write to -- default offset is 0x0
-v value: hex value to write at offset -- default value is 0x0
```

Example display:

```
Writing 0x00000000 to offset 0x0000 Read at offset 0x0000: 0x00010000
```

3.2 Application Program Interface (API) Access Example Tests

These set of tests are located in the .../test directory and use the API.

3.2.1 ccurpwmin disp

Useful program to display all the analog input channels using various read modes. This program uses the *curses* library.

Example display:

```
Board Num: 0
               Delay: 1000000 (usec)
             Read Mode: DRIVER DMA CHANNEL
               Version: 5.4.x_{\overline{0}}
                Build: Oct 3\overline{1} 2012, 08:59:19
            Module: ccurpwmin
Board Type: 0 (PLX-CCURPWMIN)
Bus: 4
Slot: 4
Func: 0
             Vendor ID: 0x1542
             Device ID: 0x9272
              Board ID: 0x9056
              Firmware: 0x10002
            Interrupts: 0
              Region 0: Addr=0xfb708000 Size=512 (0x200)
              Region 2: Addr=0xfb700000 Size=32768 (0x8000)
 Period Average Count Set: 30 [CH0]
  Noise Filter Count Set: 20 [CH0]
             cycleTime: 1000000.1 usec
               ioTime: 13.1 usec
Chan Period (us) Freq(Hz) Duty% WidthCount HighCount NumRiseEdge PeriodAve AveCount
0
                                                                  30
                                                                  0
                                                                  0
                                                                   0
```

3.2.2 ccurpwmin tst lib

This is an interactive test that accesses the various supported API calls.

Usage: ccurpwmin_tst_lib <device number>

Main Selection ('h'=display menu, 'q'=quit)->

Example display:

```
01 = Add Irq
03 = Calculate Pulse Frequency
05 = Clear Library Error
06 = Disable Pci Interrupts
07 = Display BOARD Registers
09 = Flush FIFO
10 = Freeze Output
11 = Get Information
12 = Get Driver Error
13 = Get Driver Read Mode
15 = Get Mapped Config Pointer
16 = Get Mapped Local Pointer
17 = Get Noise Filter Count
19 = Get Physical Memory
21 = Get Value
23 = MMap Physical Memory
25 = Reset PulseCount
27 = Remove Irq
29 = Select Driver Read Mode
31 = Set Period Average Count
32 = Write Operation
20 = Calculate Duty Cycle
04 = Clear Driver Error
06 = Disable Pci Interrupts
08 = Enable Pci Interrupts
10 = Freeze Output
12 = Get Driver Error
13 = Get Mapped Local Pointer
14 = Get Library Error
16 = Get Mapped Local Pointer
18 = Get Period Average Count
20 = Get PWM
21 = Initialize Board
22 = Initialize Board
23 = Reset Board
24 = Munmap Physical Memory
25 = Reset Board
26 = Read Operation
27 = Remove Irq
28 = Reset Board
30 = Set Noise Filter Count
31 = Set Period Average Count
32 = Set Value
33 = Unfreeze Output
34 = Test Registers
```

